25 VLSI Projects in Delhi
Aislyn Tech provides 25 top VLSI and FPGA-based projects, ideal for final year, research, or portfolio showcase for Delhi-based students:
8‑bit ALU Design Using Verilog on FPGA
FIFO Memory Module Using VHDL
UART-Based Serial Communication Controller
FPGA-Based Image Edge Detector
DSP FIR Filter Implementation in VHDL
Two‑Phase Clock Generator Using CMOS
Microprocessor Instruction Decoder in Logic Gates
PWM Generator for Motor Control
Pipelined CPU Architecture (Simple RISC)
SPI/I²C Master-Slave Communication
FPGA-Based Digital Clock with RTC Interface
l2 Cache Controller for CPU Cache
CMOS Full Adder with Power Simulation
DRAM Controller Design in VHDL
FPGA SoC with Integrated UART & GPIO
ALU with Overflow & Zero Flag Generation
Finite State Machine for Traffic Light Control
FPGA Vision System for Line Follower Robot
Low-Power 4‑to‑1 Multiplexer Circuit
SDRAM Initialization Controller
FPGA-Based Audio Equalizer
CPU Interrupt Controller Design
ALU + Register File + Control Unit on FPGA
CMOS Inverter Chain Delay Line
FPGA-Based Motion Detector Sensor System
All kits include:
Verilog/VHDL source code
FPGA synthesis and simulation files (Quartus/ISE)
Testbench + waveform diagrams
Project documentation, block diagrams & report
Mentorship and deployment support (online / in-person in Delhi)
Categories
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
