25 Final Year VLSI Projects
Low Power 8-bit ALU Design Using VHDL
VLSI Implementation of Traffic Light Controller
Image Compression Using DCT in Verilog
UART Transmitter & Receiver Design in VHDL
FPGA-Based Digital Clock with Alarm
Low Power Multiplier Design Using CMOS
Design of BCD to Binary Converter in Verilog
FPGA-Based Elevator Control System
VLSI Design of FIR Filter Using Xilinx
Speed Control of Motor using VLSI Design
Digital Stopwatch Implementation in Verilog
Low Power SRAM Cell Design Using Cadence
FPGA-Based Encryption System Using VHDL
Memory Controller Design in Verilog
VLSI Implementation of Arithmetic Logic Unit (ALU)
FPGA-Based Temperature Monitoring System
Sine Wave Generator Using Verilog HDL
Pipeline Architecture in RISC Processor
CMOS-Based Full Adder Design
FPGA-Based Biomedical Signal Processing
Frequency Counter Design in VHDL
Traffic Density Based Signal Controller in FPGA
VLSI-Based Image Edge Detection
UART Protocol Design and Simulation
Real-Time Data Display System using VHDL
Categories
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
